


A DESIGN APPARATUS AND A METHOD FOR GENERATING AND A IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM

Schaumont et al.





## A DESIGN APPARATUS AND A METHOD FOR CENERATING AIN IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM

Schaumont et al.

Atty Docket: IMEC65.1CP1C1 Appl. No.: 09/873,553






FIG. 1B











Atty Docket: IMEC65.1CP1C1 Appl. No.: 09/873,553








FIG. 6



Schaumont et al.
Appl. No.: 09/873,553 Atty Docket: IMEC65.1CP1C1




FIG. 7



Schaumont et al.






FIG. 8




each 5 cycles

A DESIGN APPARATUS AND A METHODISTIC CONTROL OF A STATE OF THE STATE O

IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM

Schaumont et al.

Appl. No.: 09/873,553 Atty Docket: IMEC65.1CP1C1



each cycle




FIG. 9



### 4 DESIGN APPARATUS AND A METHOD TO THE TENTON OF A DIGITAL SYSTEM

Schaumont et al.




FIG. 10



### A DESIGN APPARATUS AND A METHOD FOR GENERATING AN SCHOOL SCHOOL SCHOOL STATE OF A DIGITAL SYSTEM Schaumont et al.

```
dfix T_sample(8, 6);
dfix T_acc (8, 6);
dfix T_bit
             (1, 0, ns);
double hardwired_coef = { 0.5, 0.2, -0.3, 0.15 };
fsm correlator::define(clk & _ck)
  sig_array coef
                       (4, ck, T_sample);
  sig_array sample
                      (4, ck, T_sample);
             accu
                       (ck, T_accu
                                       );
  sig
             sample_in (T_sample
                                       );
 sig
             coef_in (T_sample
                                       );
 sig
             corr_out (T_sample
                                       ):
 sig
            load
                       (ck, T_bit
                                      );
            load_ctr (T_bit
                                      );
 sfg initialize_coefs;
 for (i = 0; i < 4; i++)
    coef[i] = W(T_sample, hardwired_coef[i] );
 sfg load_coef_0;
 input(coef_in);
 coef[0] = in_coef_in;
 sfg correl_1;
 accu = cast(T_acc, coef[0] * sample[0] + coef[1] * sample[1]);
 sfg correl_2;
 corr
         = accu + cast(T_acc, coef[2] * sample[2] + coef[3] * sample[3]);
 output(corr);
sfg read_sample;
 input(sample_in);
for (i = 3; i >= 0; i--)
   if (i)
     sample[i] = sample[i-1];
   else
     sample[i] = sample_in;
sfg read_control;
input(load_ctr);
load = load_ctr;
fsm myfsm;
initial rst;
state phase_1;
state phase_2;
    << alaays
                     << initialize_coefs</pre>
                                             << phase1;
phase1 << always
                     << read_control</pre>
                     << correl_1
                                              << phase2;
phase2 << !cnd(load) << correl_2 '</pre>
                     << read_sample
                                              << phase1;
phase2 << cnd(load) << correl_2
                     << read_sample
                     << load_coef_O
                                              << phase1;
return myfsm;
                                                           FIG. 11
```



# A DESIGN APPARATUS AND A METHOD FOR GENERATING AND IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM Schaumont et al. Appl. No.: 09/873,553 Atty Docket: IMEC65.1CP1C1






FIG. 12










## A DESIGN APPARATUS AND A METHOD FOR GENERATING AN IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM Schaumont et al. Appl. No.: 09/873,553 Atty Docket: IMEC65.1CP1C1





### A DESIGN APPARATUS AND A METHOD FOR GENERATING AND IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM

Schaumont et al.

Appl. No.: 09/873,553 Atty Docket: IMEC65.1CP1C1




FIG. 15

hold\_request

hold\_request



1ン.

#### Sig Class

```
class sig {
  Value value;
  char *name;
public:
  sig(Value v);
  sig operator +(sig v);
  virtual Value simulate();
  virtual void gen_code(ostream &os);
sig sig::operator +(sig v) (
  sigadd s;
  add.left = &v;
  add.right = this;
  return add;
Value sig::simulate() (
 return value;
sig::gen_code(ostream &os) {
 os << name;
```



#### **Derived Operator Class**

FIG. 16

TRADEMA

Schaumont et al.





FIG. 17





```
fsm f;
initial s0;
state s1;
s0 << allways << sfg1 << s1;
s1 << cnd(eof) << sfg2 << s1;</pre>
s1 << !cnd(eof) << sfg3 << s0;
```






# A DESIGN APPARATUS AND A METHOD FOR GENERATING AN IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM Schaumont et al. Appl. No.: 09/873,553 Atty Docket: IMEC65.1CP1C1





Schaumont et al.
Appl. No.: 09/873,553 Atty Docket: IMEC65.1CP1C1







Schaumont et al.
Appl. No.: 09/873,553 Atty Docket: IMEC65.1CP1C1




FIG. 21



#### A DESIGN APPARATUS AND A METHOD FOR GENERATING AND SOLIT SOLIT SOLIT SOLIT IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM

Schaumont et al.

Atty Docket: IMEC65.1CP1C1 Appl. No.: 09/873,553





FIG. 22

A DESIGN APPARATUS AND A METHOD FOR GENERATING AND IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM

Schaumont et al.

Appl. No.: 09/873,553 Atty Docket: IMEC65.1CP1C1







Schaumont et al.
53 Atty Docket: IMEC65.1CP1C1 Appl. No.: 09/873,553



